Citation: Xj. Zhang et T. Shimomura, A program slicer using Def-Slice-Use tables for efficiently slicing both user-defined and library functions, IEICE T INF, E83D(9), 2000, pp. 1741-1751
Citation: S. Suranauwarat et H. Taniguchi, Evaluation of a process scheduling policy for a WWW server based on its contents, IEICE T INF, E83D(9), 2000, pp. 1752-1761
Citation: I. Jung et al., A scheduling policy for blocked programs in multiprogrammed shared-memory multiprocessors, IEICE T INF, E83D(9), 2000, pp. 1762-1771
Citation: Wj. Hwang et al., A novel competitive learning technique for the design of variable-rate vector quantizers with reproduction vector training in the wavelet domain, IEICE T INF, E83D(9), 2000, pp. 1781-1789
Authors:
Ejaz, T
Takemae, T
Kosugi, Y
Matsui, K
Okubo, S
Hongo, M
Citation: T. Ejaz et al., Dynamic simulation of the left corollary circulation using an electronic circuit model for coronary vessel, IEICE T INF, E83D(9), 2000, pp. 1805-1813
Citation: Rm. Demirer et al., The determination of the evoked potential generating mechanism based on radial basis neural network model, IEICE T INF, E83D(9), 2000, pp. 1819-1823
Citation: Hw. Lee et Ci. Park, An efficient parallel block backpropagation learning algorithm in transputer-based mesh-connected parallel computers, IEICE T INF, E83D(8), 2000, pp. 1622-1630
Citation: Cm. Lin et Cr. Dow, Efficient techniques for adaptive independent checkpointing in distributedsystems, IEICE T INF, E83D(8), 2000, pp. 1642-1653
Citation: Ht. Hu et al., A pseudo glottal excitation model for the linear prediction vocoder with speech signals coded at 1.6 kbps, IEICE T INF, E83D(8), 2000, pp. 1654-1661
Citation: J. Williams et M. Bennamoun, A multiple view 3D registration algorithm with statistical error modeling, IEICE T INF, E83D(8), 2000, pp. 1662-1670
Citation: Sd. Lin et Sc. Shie, Side-match finite-state vector quantization with adaptive block classification for image compression, IEICE T INF, E83D(8), 2000, pp. 1671-1678
Citation: Kp. Hewagamage et M. Hirakawa, Pattern browser: Spiral-based interactive visualization using timelines ona geographical map, IEICE T INF, E83D(8), 2000, pp. 1679-1686
Citation: T. Horita et I. Takanami, An FPGA implementation of a self-reconfigurable system for the 1 1/2 track-switch 2-D mesh array with PE faults, IEICE T INF, E83D(8), 2000, pp. 1701-1705